

Rec'd PCT 18 JAN 2005

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau




(43) International Publication Date  
29 January 2004 (29.01.2004)

PCT

(10) International Publication Number  
WO 2004/010299 A2

- (51) International Patent Classification<sup>7</sup>: G06F 11/00 (74) Agents: HIBBERT, Juliet et al.; Kilburn & Strode, 20 Red Lion Street, London WC1R 4PJ (GB).
- (21) International Application Number: PCT/GB2003/003141 (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (22) International Filing Date: 18 July 2003 (18.07.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 0216742.7 18 July 2002 (18.07.2002) GB
- (71) Applicant (for all designated States except US): RICHARDO UK LIMITED [GB/GB]; Bridge Works, Shoreham-by-Sea, West Sussex BN43 5FG (GB).
- (72) Inventors; and  
(75) Inventors/Applicants (for US only): MILLER, Peter, John [GB/GB]; 33 Purcell Way, Shefford, Bedfordshire SG17 5RY (GB). SMITH, Andrew, Charles, Osborne [GB/GB]; 41 Stare Green, Cannon Park, Coventry CV4 7DN (GB). LINDSEY, Michael, John [GB/GB]; 366 High Street, Berkhamstead, Herts HP4 1HU (GB).
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:  
— without international search report and to be republished upon receipt of that report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SELF-TEST SYSTEM



(57) Abstract: An electronic system comprising a system to be monitored (2) and a plurality of fault-monitoring systems (4, 6) each of which is adapted to output a fault signal when an input indicates that the electronic system is in a fault condition associated with the fault-monitoring system. The fault-monitoring systems are arranged in a cascade fashion such that a fault signal output from one fault-monitoring system (4) is provided as an input to a subsequent fault-monitoring system (6) in the cascade of fault-monitoring systems to simulate a fault condition associated with the subsequent fault-monitoring system. The output of the final fault-monitoring system in the cascade gives an indication of whether there is a fault with any of the fault-monitoring systems.

WO 2004/010299 A2

BEST AVAILABLE COPY

Self Test System

This invention relates to a self-test process and apparatus that has inherent self-testing capabilities, for use with control system, in particular but not  
5 exclusively for use in vehicles.

Electronic systems that are used in systems where a failure may have serious consequences need various fault monitoring systems to ensure such faults are detected and suitable corrective action taken. Many such fault monitoring  
10 systems are known (for example a comparator can be used to compare a supply voltage with a fixed reference voltage, generating an error whenever the supply voltage is under (or over) the reference). Given that failures are a rare event, it is possible for faults to develop in the fault monitoring systems before the faults they are designed to detect occur. If these faults go undetected, it is then  
15 possible that when a more serious fault occurs (one that the fault monitoring system was designed to detect) this will go undetected with serious consequences.

Based on the foregoing there is clearly a need for a way of monitoring the  
20 fault-monitoring systems themselves.

The invention will now be described, by way of example only, with reference to the accompanying drawings, in which like reference numerals refer to similar elements and in which:  
25 Figure 1 shows a functional diagram of components of an electronic system incorporating a first embodiment of a self-test system; and  
Figure 2 is a circuit diagram illustrating the an embodiment of the self-test system of Figure 1;

Figure 3 shows a functional diagram of components of an electronic system incorporating a second embodiment of a self-test system; and

Figure 4 is a flow diagram illustrating the operation of the self-test system of Figure 3.

5

A method and apparatus for self-testing an electronic system is described. In the following description, for the purposes of explanation, numerous specific details are set forth to provide a thorough understanding of the present invention. It will be apparent to a person skilled in the art that the present invention may be practised without these specific details. In other instance, well-known structures and devices are shown in block diagram form to avoid unnecessarily obscuring the present invention.

The needs identified above and other needs and objects that will become apparent from the following description are achieved in the present invention which comprises, in one aspect, an electronic system comprising a system to be monitored and a plurality of fault-monitoring systems. Each of the fault-monitoring systems is adapted to output a fault signal when an input indicates that the electronic system is in a fault condition associated with the fault-monitoring system. The fault-monitoring systems are arranged in a cascade fashion such that a fault signal output from one fault-monitoring system is provided as an input to a subsequent fault-monitoring system in the cascade of fault-monitoring systems to simulate a fault condition associated with the subsequent fault-monitoring system. The output of the final fault-monitoring system in the cascade gives an indication of whether there is a fault with any of the fault-monitoring systems. Alternatively the outputs of each of the individual fault-monitoring systems may be monitored to indicate whether there is a fault with any of the fault-monitoring systems.

In other aspects, the invention encompasses a method and a computer-readable medium for carrying out the foregoing steps.

5 The electronic system to be described is part of the electronic system used in a vehicle such as a car but the method is applicable to other electronic systems which include fault-monitoring systems.

10 Figure 1 shows an embodiment of a self-testing fault monitoring system. The electronic system incorporates the system to be monitored 2 (which will typically contain a microprocessor), a first fault detection device 4 (which may for example take the form of a watchdog for the processor) and a second (and in this case final) fault detection device 6 (which may for example take the form of a voltage level detector, monitoring the power rails of the processor). A system 8 provides the required action on detection of a fault (for example to switch off the system 2) and non-volatile memory 10 allows storage of a record of the success or failure of the self testing process.

15 In either of the above fault detection situations, the fault action system 8 is activated either directly, via fault-monitoring system 6, or indirectly, by fault-monitoring system 4 simulating a fault in monitor 6 which then causes the action.

20 The fault-monitoring systems 4, 6 are designed to monitor for fault conditions. However the electronic system in which these components are implemented has no way of knowing whether the fault condition detectors are operating properly or not. The embodiment shown in the figures allows an electronic system to monitor the fault-monitoring systems. Preferably, a self-test is carried out each time the system is shut down.

Thus when the electronic system is to be shut down, the system 2 being monitored changes its function so as to cause fault detector 4 to detect a fault. If the fault detector circuit 4 is operating properly, then it will generate an output which will cause fault detector 6 to see a fault. A record of this event is  
5 stored in the non-volatile memory 10, as well as causing the fault response activator 8 to carry out a response to a fault condition (typically to shut down the system 2). When the system 2 next receives a signal to start up, it checks for the record in the non-volatile memory. If, on start up, such a record is not in the non-volatile memory then the system 2 registers that the fault-monitoring  
10 systems did not function correctly and therefore one of the fault-monitoring systems 4,6 is faulty. The system then takes the appropriate action e.g. shutting itself down after generating an appropriate fault message. If the system 2 determines that the test of the fault detectors was successful, then the record in the non-volatile memory is cleared, ready for the next self-test.

15 In a further aspect of the invention a partial self-test is also carried out on start up. On switch on, the supply voltage  $V_{\text{supp}}$  ramps up to the required level. Therefore a self-test of an under-voltage detector (e.g. fault-monitoring system 6) may also be carried out on start up to test whether the under-voltage detector  
20 6 is correctly detecting an under-voltage situation. Thus, on starting operation of the system, a start-up monitor 12 can check that the under voltage fault-monitoring system 6 initially detects a fault (when the supply voltage is low) and then detects no fault (when the supply is within specification). This fault-monitoring system can inform the electronic system being monitored 2 of its  
25 result, and/or active the fault-response activator 8, and/or store a record in the non-volatile memory 10.

Figure-2 shows an embodiment of the fault detection system, comprising under- and over-voltage detectors for two power supply lines (5V and 2.6V).

The actual detection of under/over voltage is performed by the 4 comparators (30, 32, 34, 36). A signal A indicates an input to the first fault-monitoring device comprising comparators 30, 32. Transistor T1 allows the system to induce a fault into the first comparator 30 which via T2 induces a fault in the second comparator 32. The fault signal B output from the comparator 32 then induces a fault in the next fault-monitoring device comprising comparators 34, 36. Thus fault signal B output from the comparator 32 induces a fault in the next comparator 34 via D1 and in turn comparator 34 induces a fault in the last comparator 36 via D2. The fault signal C output from the second fault-monitoring system (comprising comparators 34, 36) is then used to trigger the fault response activator 8.

In an implementation as shown in this first embodiment described with reference to Figures 1 and 2, there are two fault-monitoring devices: at the beginning of the cascade of fault-monitoring devices there is a watchdog system 4 (or similar) connected to a microprocessor, while at the far end of the cascade a fault output signal from the second fault monitoring system 6 turns the system off (or resets the microprocessor).

In a further development, when the electronic system is placed into a fault condition for which the first fault-monitoring device is monitoring, a flag or value (e.g. 1) is stored in the non-volatile memory 10. If the microprocessor of the electronic system 2 is still running after a given period of time (i.e. the microprocessor has not shut down), then the cascade is triggered. The processor then writes a different value (e.g. 2) to the non-volatile memory 10 and switches off. On start up, by examining the non-volatile memory, the reason for the stop can be found. The value should be erased after reading so that a real fault can be distinguished from a "test" fault.

Although Figures 1 and 2 show embodiments in which only two fault monitoring systems (4 and 6) are provided, it will be apparent that there further fault-monitoring systems may be provided. In this case, the output of a first  
5 fault-monitoring system may be provided as the input to a second, the output of the second may be input to a third, and so on.

Figure 3 shows a second embodiment of a self test system. The electronic system incorporates a system to be monitored 2 (typically including at least one  
10 processor), a first fault-monitoring device in the form of a voltage level detector 4 and a second fault-monitoring device in the form of a watchdog circuit 6. A second processor 8 may also be provided to monitor the operation of the first processor 2. Non-volatile memory 10 may be provided to store fault history records.

15 The voltage level detector 4 includes an op-amp, a first (non-inverting) input of which is connected to the supply voltage  $V_{\text{supp}}$  and the second, inverting, input of which is connected to a reference voltage  $V_{\text{ref}}$ . In use, the supply voltage of the electronic system is likely to change. For instance, when the electronic system is powered up, the voltage will increase from nominally 0V to a voltage  
20 in the region of that required by the electronic system e.g. 3V. During this ramp-up stage, the voltage may overshoot the required supply voltage. This results in a so-called over-voltage situation. As this over-voltage may result from some fault with the power supply of the electronic system, this is deemed  
25 to be a fault situation.

When the magnitude of the supply voltage is greater than the magnitude of the reference voltage, the op-amp produces an output signal and hence the voltage level detector 4 outputs a fault signal.

The watchdog circuit 6 receives as an input a signal from the processor 2 to indicate that the processor is operating correctly. In normal conditions, the signal is output from the processor 2 in a periodic manner. If the watchdog  
5 circuit does not receive the signal when it is expecting a signal, the processor is determined to be in an abnormal state and the watchdog circuit 6 outputs a fault signal in the form of a reset signal.

10 In either of these fault detection situations, the processor is reset i.e. the operation of the processor is stopped and re-started.

The level detector 4 and the watchdog circuit 6 are designed to monitor for fault conditions. However the electronic system in which these components are implemented has no way of knowing whether the fault condition detectors are  
15 operating properly or not. Thus, a self-test is carried out each time the microprocessor is shut down, either because of a reset or because the associated system has been turned off.

Thus, according to a first aspect, when the electronic system is to be shut down,  
20 the processor monitors for the detection of an over voltage condition. If the level detector circuit 4 is operating properly, then the level detector circuit 4 should output an over voltage reset signal on shut down. Thus, when the system, in particular the processor of the electronic system, is shut down, the processor monitors for an over voltage signal at the output from the level  
25 detector 4. When an over voltage current occurs on stopping of the operation of the processor 2, a record to this effect is stored in non-volatile memory 10. When the processor 2 next receives a signal to start up, the processor looks for the record in the non-volatile memory. If, on start-up, such a record is not in the non-volatile memory then the processor 2 registers that the over voltage



monitoring circuit 4 has not detected the over voltage situation on shut down and that therefore the over voltage detection device 4 is faulty. The processor then takes the appropriate action e.g. shutting itself down after generating an appropriate fault message. The record in the non-volatile memory is preferably  
5 cleared when this fault message is generated.

An additional or alternative self test may be carried out. This relates to the self testing of the watchdog circuit 6. This self test is done automatically on shut down of the processor 2. When a signal is sent to the processor to cease  
10 operation, the processor in response ceases sending the periodic signal to the watchdog circuit 6. The watchdog circuit 6 then detects that it is not receiving the usual periodic signals from the microprocessor 2 and thus generates a reset signal. This is received by the processor 2 and a record of this reset signal is stored in the non-volatile memory 10. The processor 2 then shuts down.

15 On subsequent commencement of operation of the processor 2, the processor carries out a check to see if the non-volatile memory 10 includes a record of the reset signal generated by the watchdog device 6. When the non-volatile memory does not include such a record, a fault message is then generated and  
20 the processor shut down.

Preferably a self test is carried out on shut-down for both the level detector 4 and the watchdog circuit 6. The watchdog self-test may be carried out first, by ceasing the periodic signal from the processor 2 to the watchdog circuit 6, and  
25 monitoring for a fault signal from the watchdog circuit. This may then be followed by the level detector self-test.

A self-test may also be carried out on start up. As explained above, the supply voltage  $V_{\text{supp}}$  ramps up to the required level on start up. Therefore a self-test of

the level detector 4 is also carried out on start up to test that the level detector 4 is correctly monitoring an under-voltage situation. Thus on starting operation of the processor, the self-test routing monitors for the generation of a fault signal from the level detector 4. On generation of a fault signal from the fault-monitoring device on starting of the operation of the processor, a record to this effect is stored in the non-volatile memory 10. On subsequent receipt of a message to stop operation of the processor, the processor checks whether the non-volatile memory 10 includes a record of a fault signal and when the non-volatile memory does not include a record of such a fault signal, an alarm signal is generated.

Figure 4 is a flow diagram showing the operation of the self test program. This routine is run on start up or shut down (e.g. when the ignition of a vehicle is started or on or after a reset or any other reason). In the first step (401) the processor receives a command to enter a fault condition for a first fault-monitoring system e.g. to switch off the processor 2. This may be due to a reset from the watch dog application or the voltage detector (or another fault detection device). The processor then enters the fault condition (402) e.g. the processor initiates cessation of operation, which is intended to generate a fault condition.

The system then runs the self test routine as discussed above i.e. monitors (403) to see whether the watch dog application outputs a fault flag and/or whether the voltage detector outputs the fault flag. If a fault signal is output from the fault-monitoring device, then a record of the fault signal is stored (404) in non-volatile memory. In either case, the processor then shuts down all operations (405).

On subsequent reversion (406) of the system into a non-fault condition e.g. start-up of the processor (406) (either as a result of a reset signal or because the system is powered up by a user), the processor checks (407) whether a record is stored in the non-volatile memory for the self-test that was carried out on shut-down. If no such record is present in the non-volatile memory, then an alarm signal is generated (408). This alarm signal or message indicates that the associated fault detection component is not operating properly. In response, the processor would usually shut down until the fault is cleared. However if the non-volatile memory does include a record for the associated fault detection component, the electronic system can continue to operate as normal (409).

If an under-voltage self-test is also to be carried out, the processor may, before step 409, check for the existence of a record indicating that the level detector 4 detected an under-voltage situation on the previous start-up of the processor. If no such record is detected, an alarm signal may be generated (408). Alternatively the processor may run another sub-routine after step 409 in which the processor shuts itself down and starts itself up again to run the under-voltage routine. This additional stop/start routine will result in a small delay in starting of the processor for normal operation but is unlikely to be noticeable to a user.

The invention thus aims to reduce the risk of a fault in a fault-monitoring system from going undetected by testing the fault monitoring systems. Preferably the fault monitoring systems are tested every time the monitored system is shutdown and restarted (e.g. in the case of a vehicle such as a car this will happen before and after every journey).

In the foregoing specification, the invention has been described with reference to specific embodiments thereof. It will however be evident that various

modifications and changes may be made thereto without departing from the broader spirit and scope of the invention. The description and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

## Claims

1. An electronic system comprising a plurality of fault-monitoring systems each of which is adapted to output a fault signal when an input indicates that the electronic system is in a fault condition associated with the fault-monitoring system, wherein:
- 5 the fault-monitoring systems are arranged in a cascade fashion such that a fault signal output from one fault-monitoring system is provided as an input to a subsequent fault-monitoring system in the cascade of fault-monitoring systems to simulate a fault condition associated with the subsequent fault-monitoring system.
- 10
2. An electronic system according to claim 1 wherein the output of a final fault-monitoring system in the cascade is used as an indicator of a fault in one of the fault-monitoring systems.
- 15
3. An electronic system according to claim 1 or 2, the system further being arranged to:
- place the system into a first fault condition and monitor for the generation of a first fault signal from a first fault-monitoring device,
- 20 on generation of a first fault signal from the fault-monitoring device after placing the system into a first fault condition, to input the first fault signal to the second fault-monitoring device, and
- in response to an output from a final fault-monitoring device to store a record to this effect in non-volatile memory.
- 25
4. An electronic system according to claim 3 wherein, on subsequent reversion of the system to a non-fault condition, the system is arranged to check whether the non-volatile memory includes a record and when the non-

volatile memory does not include a record on subsequent reversion, generate an alarm signal.

5       An electronic system according to any of claims 1 to 4 wherein a first  
5       fault-monitoring system is adapted to output a fault signal when the electronic  
      system is placed into a switched-off condition.

6.       An electronic system according to claim 5 wherein the first fault-  
      monitoring system is a watch-dog system.

10

7.       An electronic system according to claim 5 wherein the electronic system  
      is associated with a vehicle and the electronic system is placed into a switched-  
      off condition by turning an ignition key.

15       8.       An electronic system according to claim 5, 6 or 7 wherein a second  
      fault-monitoring system has as an input the fault signal from the first fault-  
      monitoring system, the second fault-monitoring system being adapted to output  
      a fault signal when the electronic system experiences an under- or over-voltage  
      condition.

20

9.       An electronic system according to any of claims 1 to 8 further  
      comprising storing a record of a fault signal output by any of the fault-  
      monitoring systems to enable identification of a defective fault-monitoring  
      system.

25

10.       A self-test method for an electronic system comprising a plurality of  
      fault-monitoring systems each of which is adapted to output a fault signal when  
      an input indicates that the electronic system is in a fault condition associated  
      with the fault-monitoring system, the fault-monitoring systems being arranged

in a cascade fashion such that a fault signal output from one fault-monitoring system is provided as an input to a subsequent fault-monitoring system in the cascade of fault-monitoring systems, the method comprising:

5 inputting the fault signal from one fault-monitoring system to a subsequent fault-monitoring system to simulate a fault condition associated with the subsequent fault-monitoring system.

11. A self-test method according to claim 10 wherein the output of a final fault-monitoring system in the cascade is used as an indicator of a fault in one  
10 of the fault-monitoring systems.

12. A self-test method according to claim 10 or 11, further comprising:  
placing the system into a first fault condition and monitoring for the generation of a first fault signal from a first fault-monitoring device,  
15 on generation of a first fault signal from the fault-monitoring device after placing the system into a first fault condition, inputting the first fault signal to the second fault-monitoring device, and  
in response to an output from a final fault-monitoring device storing a record to this effect in non-volatile memory.

20 13. A self-test method according to claim 12 further comprising, on subsequent reversion of the system to a non-fault condition, checking whether the non-volatile memory includes a record and when the non-volatile memory does not include a record on subsequent reversion, generating an alarm signal.

25 14 A self-test method according to any of claims 10 to 13 further comprising outputting a fault signal from the first fault-monitoring system when the electronic system is placed into a switched-off condition.

15. A self-test method according to claim 14 wherein the first fault-monitoring system is a watch-dog system.

5 16. A self-test method according to claim 14 or 15 wherein the electronic system is associated with a vehicle and the electronic system is placed into a switched-off condition by turning an ignition key.

10 17. An electronic system according to claim 14, 15 or 16 wherein a second fault-monitoring system has as an input the fault signal from the first fault-monitoring system, the second fault-monitoring system being adapted to output a fault signal when the electronic system experiences an under- or over-voltage condition.

15 18. A self-test method according to any of claims 10 to 17 further comprising storing a record of a fault signal output by any of the fault-monitoring systems to enable identification of a defective fault-monitoring system.

20 19. An electronic system comprising at least one fault-monitoring system, the system being arranged to:

place the system into a first fault condition and monitor for the generation of a first fault signal from a first fault-monitoring device,

25 on generation of a first fault signal from the first fault-monitoring device after placing the system into a first fault condition, store a record to this effect in non-volatile memory,

on subsequent reversion of the system to a non-fault condition, check whether the non-volatile memory includes a record of a first fault signal and when the non-volatile memory does not include a record of such a first fault signal on subsequent reversion, generate an alarm signal.



20. An electronic system according to claim 19 wherein:  
placing of the system into a first fault condition comprises stopping  
operation of the processor; and  
5 subsequent reversion of the system to a non-fault condition comprises  
subsequent commencement of operation of the processor.
21. An electronic system according to claim 19 or 20 wherein the fault  
monitoring device comprises a voltage detector which generates a fault signal  
10 when an over-voltage occurs.
22. An electronic system according to claim 19, 20 or 21 wherein the fault-  
monitoring device comprises a device for monitoring the operation of the  
processor and generating a fault signal when a fault with the operation of the  
15 processor is detected.
23. An electronic system according to any of claims 19 to 22 further  
arranged to clear the non-volatile memory of the record once it has been  
determined whether or not the non-volatile memory includes a record of a fault  
20 signal.
24. An electronic system according to any of claims 19 to 23 further  
comprising a plurality of fault-monitoring systems, a fault signal output of a  
first fault-monitoring system being provided as an input to a second fault-  
25 monitoring system, such that an input to the second fault-monitoring system  
simulates a second fault condition.

25     An electronic signal according to claim 24 wherein the output of a final fault-monitoring system is used as an indicator of an overall fault in one of the fault-monitoring systems.

- 5     26.    A self-test method for an electronic system, the method comprising:  
          placing the system into a first fault condition and monitoring for the generation of a first fault signal from a fault-monitoring device,  
          on generation of a first fault signal from the fault-monitoring device after placing the system into a first fault condition, storing a record to this  
10       effect in non-volatile memory,  
          on subsequent reversion of the system to a non-fault condition, checking whether the non-volatile memory includes a record of a first fault signal and when the non-volatile memory does not include a record of such a first fault signal on subsequent commencement, generating an alarm signal.

- 15     27.    A self-test method according to claim 26 wherein the electronic system includes a processor, wherein:  
          the placing of the system into a first fault condition comprises stopping operation of the processor; and  
20       subsequent reversion of the system to a non-fault condition comprises subsequent commencement of operation of the processor.

- 25     28.    A self-test method according to claim 26 wherein the electronic system includes a processor, wherein:  
          the placing of the system into a first fault condition comprises starting operation of the processor; and  
          subsequent reversion of the system to a non-fault condition comprises subsequent cessation of operation of the processor.

29. A self-test method according to claim 28 wherein the fault-monitoring device comprises a voltage detector which generates a fault signal when an over-voltage occurs.
- 5 30. A self-test method according to claim 28 wherein the fault-monitoring device comprises a device for monitoring the operation of a processor and generating a fault signal on detection of a fault with the operation of the processor.
- 10 31. A self-test method according to claim 28 further comprising clearing the non-volatile memory of the record once it has been determined whether or not the non-volatile memory includes a record.




FIG. 1




FIG. 2

FIG. 4





FIG. 3



# INTERNATIONAL SEARCH REPORT

GB 03/03141

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 G06F11/267

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EP0-Internal, WPI Data, INSPEC

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 467 719 A (HONEYWELL INC) 22 January 1992 (1992-01-22)  column 2, line 35 - column 4, line 34; figure 2	1,2,6,8, 10,11, 15,17
X	US 4 586 179 A (SIRAZI SEMIR ET AL) 29 April 1986 (1986-04-29)  column 3, line 35 - line 56 column 5, line 16 - line 65 column 7, line 7 - line 39 claim 1; figures 1,2  ----- -/--	1,2,6,8, 10,11, 15,17

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

### \* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance.
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search

19 May 2004

Date of mailing of the international search report

09.08.2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Gorzewski, M

# INTERNATIONAL SEARCH REPORT

GB 03/03141

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>MCCLUSKEY E J: "DESIGN TECHNIQUES FOR TESTABLE EMBEDDED ERROR CHECKERS" COMPUTER, IEEE COMPUTER SOCIETY, LONG BEACH., CA, US, US, vol. 23, no. 7, 1 July 1990 (1990-07-01), pages 84-88, XP000137688 ISSN: 0018-9162 page 86, middle column, line 1 - right-hand column, line 32; figures 2B,4</p> <p>-----</p>	1,10

# INTERNATIONAL SEARCH REPORT

PCT/GB 03/03141

## Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)

This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:  
because they relate to subject matter not required to be searched by this Authority, namely:
  
2. ☐ Claims Nos.:  
because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:
  
3. ☐ Claims Nos.:  
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

## Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)

This International Searching Authority found multiple inventions in this International application, as follows:

see additional sheet

1. ☐ As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.
  
2. ☐ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
  
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:
  
4. ☒ No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

1-18

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest.
- ☐ No protest accompanied the payment of additional search fees.



FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

This International Searching Authority found multiple (groups of) inventions in this international application, as follows:

1. claims: 1-18

An electronic system comprising a plurality of fault-monitoring systems, which are arranged in a cascaded fashion such that the fault signal output from one of the fault-monitoring systems is provided as an input to the subsequent fault-monitoring system.

---

2. claims: 19-31

A system comprising at least one fault-monitoring system, the system being placed in a fault condition, the fault signal generated by the fault monitoring system being stored in a non-volatile memory.

---

# INTERNATIONAL SEARCH REPORT

GB 03/03141

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
EP 0467719	A	22-01-1992	US	5151854 A	29-09-1992
			EP	0467719 A2	22-01-1992
-----					
US 4586179	A	29-04-1986	NONE		
-----					

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**